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ABSTRACT 
In this paper, the description of the design and the construction 
of a semiconductor memory storage system is presented.  This sytem can 
be used as an accessory for a standard cathode-ray oscilloscope con- 
verting the standard oscilloscope into a storage oscilloscope. 
This memory system enables a standard CRO to capture and memorize 
up to four different signals.  Instead of using the conventional storage 
system that has a long persistence phosphor on the CRT face, the system 
design is based on the use of semiconductor memory devices as the main 
storage medium and the analog to digital and digital to analog conver- 
sions as the main interface means for capturing analog signals to be 
measured and presenting digital signals to be displayed on the screen 
of the CRO. 
Analog to digital conversion is used at the interface between the 
signal to be measured and the. digital processing system.  The digitized 
signal is fed to a 4096 word/8 bits per word semiconductor memory array 
of MOS static RAM's that constitutes the main storage medium.  Digital 
controllers are used to accomplish the read/write and the input/output 
functions through a main data bus.  The system features a four channel 
capability and a mid-signal triggering operation.  Once the signals have 
been memorized, they can be recalled to be displayed on the screen of the 
CRO via a digital to analog converter, CRT refreshing is automatically 
included for long viewing times. 
INTRODUCTION 
Storage oscilloscopes are used to measure very low repetition rate 
signals or super fast single shot events as well as random transients. 
Unlike conventional cathode ray oscilloscopes which display the 
signal only while it is occurring, storage oscilloscopes can retain and 
display the image of an electrical waveform on their tube face, even 
after the waveform ceases to exist.  This image retention may be for only 
a few minutes or it may be for several days.  This makes storage oscillo- 
scopes ideal for capturing high-speed signals. 
Working with repetitive signals, conventional CRO's cannot generate 
a good display once the repetition rate of the waveform goes below 20 to 
50 HZ.  When the time interval between events is longer than the persis- 
tance of the CRT phosphor, the display on a conventional CRO appears to 
flicker on and off.  Here too, storage makes it possible to see and 
measure the waveform.  Since the trace stays on the screen, the user 
does not have to keep vigil for each pulse. 
Transients can be treated as still another type of one shot events, 
and both repetitive and random signals of this class can be captured for 
analysis in the storage mode.  This includes signals with rise times from 
several seconds to those in the nanosecond range or beyond.  The use of 
a storage CRO can save incalculable hours when looking for glitches, one 
of the most difficult of all troubleshooting procedures. 
At the other end of the time spectrum, storage CRO's make it poss- 
ible to examine signals that change too slowly to be seen as waveforms 
on regular CRO's.  Such signals are not at all uncommon in mechanical 
systems and in transducer based applications, where standard CRO's cannot 
meet the measurement demands.  The automakers, for example, are one of 
the largest users of storage CRO's, with most of their applications in- 
volving mechanically generated signals. 
Spectrum analysis and time domain reflectometry both produce traces 
that represent a system state at one moment in time.  A storage CRO can 
display this transformed signal or it can display the input waveform in 
the conventional mode.  Digital-storage systems make extensive processing 
of both the original and transformed signal possible when matched with 
an appropriate computer. 
Special features may include split screen storage that enhances 
the direct inspection capabilities, since direct comparisons can be made 
between a signal and a stored reference; between two stored signals or 
even of the same signal captured at different points of time. 
It is clear that storage oscilloscopes are preferred for all those 
applications where standard CRO's cannot supply the advantages of memory 
storage and memory processing.  In this paper, the description of the 
design and the construction of a Semiconductor Memory Storage System is 
presented.  This system can be used as an accessory for a standard cathode 
ray oscilloscope converting the standard scope into a storage oscillo- 
scope. 
This memory system enables a standard CRO to capture and memorize 
up to four different signals.  Instead of using the conventional storage 
system that has a long persistence phosphor on the CRT face, the system 
design is based on the use of semiconductor memory devices as the main 
storage medium and the analog to digital and digital to analog conver- 
sions as the main interface means for capturing analog signals to be 
measured and presenting digital signsls to be displayed on the screen of 
the CRO. 
Analog to digital conversion is used at the interface between the 
signal to be measured and the digital processing system.  The digitized 
signal is fed to a 4096 word/8 bits Per word semiconductor memory array 
of MOS static RAM's (2102 type) that constitutes the main storage medium. 
Digital controllers are used to accomplish the read/write and the input/ 
output functions through a main data bus.  The system features a four 
channel capability (1024 word/8 bits Per word per channel) and a Mid- 
signal Triggering operation at 1024 words, 2048 words or 4096 words of 
memory.  Once the signals have been memorized, they can be recalled to be 
displayed on the screen of the CRO via a digital to analog converter, CRT 
refreshing is automatically included for long viewing times.  The time 
base used is a crystal controlled clock and a series of frequency divi- 
ders.  At the maximum operating frequency of 200 KHZ, 8 bits of data are 
stored in the memory every five microseconds. 
This paper is organized as follows.  Chapter I is a review of the 
main characteristics of storage oscilloscopes and a comparison is made 
between analog and digital storage.  Current storage techniques are dis- 
cussed pointing out the advantages of the digital oscilloscopes. 
Before discussing the system design, a brief review of the opera- 
tion of A/D converters and D/A converters and Semiconductor Memories 
is given in Chapters II and III.  Chapter II describes the main properties 
and the operation of Semiconductor Memory devices and examines in partic- 
ular the operation of the 2102 static RAM. Chapter III presents a brief 
review of the different types of analog to digital and digital to analog 
conversion techniques. 
In Chapter IV, the design of the memory storage system is presen- 
ted.  The system design is explained followed by the design of each 
individual section.  And, Chapter V describes the construction of the 
system and the circuit layout. 
I.  CHARACTERISTICS OF STORAGE OSCILLOSCOPES 
There are several factors, in addition to those applicable to all 
CRO's, that have to be considered in the process of memorizing an input 
signal using a storage oscilloscope. Parameters like writing speed and 
storage retention time are of prime importance in choosing a storage 
oscilloscope. This section first explains some of the most important 
characteristics of storage oscilloscopes and then presents an introduc- 
tion to current storage techniques. 
The figure that indicates how fast the electron beam can draw a 
useable picture across the CRT faceplate in the storage mode is called 
the stored writing speed and it is usually given in either divisions or 
centimeter per length of time.  Writing speeds are available in different 
1 
ranges from 1.0 cm/microseconds to 10,000 cm/microseconds.   Figure 1 
shows the relation between the writing speed and the rise time for a sine 
and step waveforms.  For example, a 100 MHZ sine wave calls for a writing 
speed of about 1,000 cm/microseconds.  At this writing speed, one can 
easily store a single shot pulse with a 3.5 nsec rise time. 
Storage retention time is another important consideration in stor- 
age CRO selection. Present capabilities range from fraction of a second 
to weeks, depending on the CRT type and how the operating parameters are 
set.  Digitized signals in contract, can be stored indefinitely. 
In some storage techniques, the latent storage time (the time during 
Steve Rosenthal, "Choose the Right Storage Oscilloscope".  Elec- 
tronic Design, November 22, 1974, p. 150. 
which the signal is retained, but it is not shown) and actual viewing 
time are inversely related.  Display of the stored trace in these sys- 
tems causes the image to decay, with the rate of loss related to the 
display brightness and the rate with which the trace was written.  For 
some CRO's, stored view time can be as short as several seconds for 
extremely fast input signals. 
Given the limitations of the CRT, a tradeoff exists between writing 
speeds and brightness.  The electron-beam current is limited by desired 
emitter life and by focusing consideratins.  Use of the maximum current 
can cause excessive heating and phosphor burning on slow portions of the 
trace.  This forces the use of a smaller current value in many cases. 
When the maximum useable current is spread over a large area of the 
screen, as happens with fast signals, the brightness at these points 
is reduced proportionally. 
Digital processing oscilloscopes with semiconductor storage are 
not limited by the storage time factor, because of the infinite storage 
retention capability of semiconductor devices.  Furthermore, no restric- 
tions are made as far as the frequency of the displayed waveform or the 
brightness because of the constant levels supplied by the digital cir- 
cuitry . 
A brief introduction to the main properties of storage oscillo- 
scopes was presented.  The next section describes the major storage 
techniques presently used, and in Table 1, a summary of the main feat- 
ures of these storage techniques is presented. 
FIGURE   1 
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Nomograph Relates Speed to Step Rise Time, 
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CURRENT STORAGE TECHNIQUES 
Four major techniques employed for retaining waveforms in CRO's 
are currently available (Table 1).  The four are:  bistable storage, 
variable persistence, transfer and digital conversion.  A few other 
methods find application in more specialized display instruments.  These 
include photochromic, chemical and infrared. 
Bistable Storage is one of the simplest of the CRT techniques and 
depicted in Figure 2.  In this system, the electron beam writes a pattern 
on a target material with two stable states.  The written portions permit 
low energy electrons from a second electron gun (flood gun) to hit the 
phosphor at moderate speeds and keep the screen bright at those points. 
The unwritten parts repel further electrons from the flood guns, and 
slow the arriving particles below the speed needed to excite the phos- 
phor. 
Bistable storage CRT's offer clear images and require relatively 
simple external circuitry.  Since each storage point acts like a minia- 
ture multivibrator that moves to a stable point when partially charged 
to the written level, the display is uniform and needs little adjust- 
ment in everyday use.  Since each point reaches a stable state, the 
display lasts for many hours without any significant accumulation of 
error. 
Two different types of bistable-storage CRT's are now being manu- 
factured.  The first of these is the bistable-phosphor CRT, which uses 
the tube phosphor itself as the storage target.  Points on the phosphor 
that are not written repel the low energy electrons and keep the points 
FIGURE   2 
(a) COLLIMATION 
BANDS 
WRITING 
GU 
WRITING 
BEAM 
WRITTEN  AREA 
rUGHTS 
PHOSPHOR 
(b) 
WRITING 
GUN 
WRLTTEN AREA 
tZ  STAYS 
BRIGHT 
In bistable storage, the writing beam traces 
the waveform on a target (a).  Flood guns 
reinforce the written portions to keep 
those areas bright (b). 
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dim.  The written areas attract low-energy electrons and consequently 
stay bright. 
An extra feature with bistable-phosphor storage is split-screen 
operation:  each half of the screen can be controlled independently and 
each can store, erase or run in the conventional mode. 
The second type of bistable storage is the bistable transmission 
type, which stores the image on a coated fine wire mesh suspended be- 
tween the electron guns and the phosphor inside the tube.  The low-energy 
electrons pass easily through the mesh at the written points but are 
retarded in the blank portions.  While this arrangement is more expensive 
than the bistable-phosphor type, the display is brighter, and operation 
is just as simple. 
A recent innovation is the appearance of bistable systems that can 
display single composite images made up of a changing, nonstored image 
and a constant stored trace.  To do this, the system writes the stored 
trace at a sufficient intensity to store, and writes the nonstored trace 
at a level sufficient to excite the phosphor but below the stable point 
needed to store. 
Writing speeds for bistable storage CRO's range from about 0.01 
cm/microseconds to 10 cm/microseconds.  Brightness and contrast levels 
generally surpass 34 nits (10 footlambents) at about 4 to 1 contrast 
ratios. 
Variable Persistence tubes also store the image on a dielectric 
fine wire mesh in the electron path.  But variable persistence CRT's 
permit each target point to assume any value in a continuous range be- 
tween zero and complete charge.  The electron transmission at each target 
11 
point, and therefore the corresponding screen brightness, is proportional 
to the amount of charge.  Unless optimized for contrast, a variable per- 
sistence tube can produce more than five distinguishable brightness levels. 
This is why this CRT is sometimes known as a halftone-transmission tube. 
Variable persistence is potentially the fastest technique.  But 
high speeds are possible only at the expense of storage retention time. 
Displaying the resulting trace also shortens the storage time below the 
value for latent retnetion. 
This is because storage in a variable persistence CRT is not stable. 
Electron leakage and ion currents begin to degrade the image as soon as 
it is formed, and the effect increases with high display brighness levels. 
When the beam writes the image quickly, the charge on each point is small, 
and it may be only seconds before the image begins to fade.  This effect 
may be slowed somewhat with a reduction in image brightness.  Most vari- 
able persistence CRO's provide a means to turn down the display intensity 
until the image is needed. 
Image fading can also be used to advantage, however.  Variable per- 
sistence units are often set deliberately to speed up the fading process: 
if the CRO is set to erase at a rate equal to the signal repetition rate, 
a low rep-rate signal will appear continuous, yet changes will be shown 
asx they are detected. 
For repetitive signals with clear trigger points, variable persis- 
tence displays can eliminate the masking effect of noise or asynchronous 
interference.  In this application, the controls are set so that the 
erase pulse wipes out all images over a period of several sweeps.  The 
image of the desired signal is reinforced with each sweep and remains 
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quite visible.  All other points are not written as often and are erased. 
Variable persistent operation is depicted in Figure 4.  Figure 4a 
shows when the target is charged at the contact points and Figure 4b 
shows how the electrons pass through the written areas to light the 
screen. 
Writing speeds for variable persistence units go beyond 500 cm/micro- 
seconds.  Although brightness varies with writing speed, 170 nits (50 
footlamberts) at specified speed are not unusual. 
In Transfer Storage, two storage systems are cascaded within a 
single tube to increase writing speed vastly without the sacrifice of 
brightness or view time.  The first storage target is a varible-persis- 
tence mesh, which is optimized for extremely rapid writing speed and 
short image retention; while the second mesh can be operated either as 
a long-lasting bistable or variable persistence storage. 
In effect, the first mesh acts as a writing-speed amplifier, and 
the second mesh behaves either as a standard variable persistence or 
bistable transmission element.  The technique gives transfer storage 
CRO's—with the second mesh operating in the variable persistence mode— 
the fastest writing speeds of any analog storage system. 
By appropriate settings of the front panel controls, some transfer 
CRO's can be operated in single bistable, single variable persistence, 
or transfer mode—the latter either variable persistence or bistable. 
In each mode, the operating parameters can be varied to give the best 
performance.  The transfer CRT is by far the most flexible of all types. 
Flexibility, however, usually entails some sacrifice in operating 
simplicity, and while the transfer CRO is not inordinately difficult to 
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With variable persistence, the writing beam 
charges the target positively at the points 
of contact (a).  Flood-gun electrons pass 
through the written areas to light 
corresponding screen points (b). 
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use, it is a bit more complex than the other varieties.  Most of the con- 
trols are the same as those for the nonstorage equivalent (time base, 
vertical deflection, and triggering), but transfer also requires a set 
of adjustments for the element voltages. 
Figure 5 is used to further explain the transfer storage technique. 
In transfer storage, a high speed target is first charged positively by 
the writing beam shown in Figure 5a.  Then the flood gun electrons pass 
through the written areas only and strike a second target that is the 
bistable target.  Now written areas of the second target pass more elec- 
trons to unwritten areas and produce a trace (Figure 5c). 
Another tradeoff in present transfer CRT's is in the erase cycle 
timing.  The two meshes used to store the image must both be erased for 
each complete transfer-storage cycle. 
In some applications, different erase cycles are needed.  Several 
fast sweeps of the first storage target can be transferred at one time 
to the second target, and several transfer cycles can be accumulated on 
the second storage as well. 
Writing speeds for transfer units have surpassed 1,000 cm/micro- 
seconds in the fast, variable persistence mode.  Brightness and contrast 
levels are comparable with the corresponding single-stage bistable and 
variable persistence systems. 
Digital Techniques are beginning to find applications in the stor- 
age-CRO field.  These systems combine some degree of analog signal con- 
ditioning, analog to digital conversion, and digital signal output or 
display.  Most are rack or cabinet mounted, but there are also portable 
systems as well as those tied to large computer systems. 
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In transfer Storage, a high speed target is charged positively 
by the writing beam (a).  Flood-gun electrons pass through 
written areas only and strike a second target (b). 
Written areas of second target pass more electrons 
to unwritten areas to produce a trace (c). 
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Digital Systems have two significant advantages.  First, the 
numerical output from a digital CRO can be fed to numerical processing 
systems for further processing, including sophisticated techniques such 
as fast Fourier transforms.  The output can also be connected to auto- 
matic data collection and logging systems for future use. 
The second major advantage of the digital CRO is its pretrigger 
storage capability.  Because a digital system can be set to refill its 
memory continuously, it can freeze any combination of time segments 
within its range, regardless of whether the segments occur before or 
after the trigger signal. 
In applications comparable with those of the analog storage CRO, 
the digitized points are displayed on a CRT, which may be either built 
into the instrument or available separately.  The quality of the trace 
depends on how many sample points in each time frame are available, but 
the display picture quality in itself is limited only by the capabilities 
of the monitor. 
On the other hand, digital systems are more limited than analog 
units as general purpose storage instruments.  Maximum bandwidths are 
several orders of magnitude, smaller for digital units than for compar- 
able analog instruments.  Costs are substantially higher for equivalent 
performance.  As of yet, there are no equivalents to many analog con- 
figurations, and the depth of coverage, by application, is limited.  For 
these reasons, digital systems have proven successful in more special- 
ized applications. 
Scan conversion, a digital storage technique with an equivalent 
stored writing speed greater than 8,000 div/microseconds, finds use in 
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laser research, nuclear instrumentation, and nondestructive testing. 
In these applications, the sub-nanosecond rise time justifies the cost, 
which can equal that of fifty analog units. 
Digital processing CRO's use standard CRO front ends and active 
analog to digital conversion.  Their controllers can be simple front 
panel controls or sophisticated computers.  Their equivalent stored 
writing speed is limited by their sampling rate and by how few points 
the user will accept to define the waveform. 
A 10 nsec sample—a rate available on faster systems—yields ten 
points for each cycle of a 10 MHZ signal, enough to detect waveshape but 
not to follow harmonic distortion or nonlinearity.  For most uses, 100 
to 1,000 points per cycle is desirable. 
Writing speed, the maximum rate of beam movement that gives a 
useable display can be calculated as follows: 
The total beam velocity, v_OT, is the square root of the sum of 
the horizontal and vertical components squared: 
,  2    2, 1/2 
Vmrvr = (V.  + V  ) 
'TOT x     y 
where V  is the velocity of the sweep and equals: 
V
x =     
1 
sweep time/cm 
and V  is the vertical spot velocity of the signal 
since V     V , we may consider V   = V for practical 
purposes. 
For a sine wave corresponding to the equation 
Y = A „ sin 2   ft, V equals 
Vy = dy_ = 2    ft AMAX  cos 2    ft. 
dt 
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The cosine function reaches a maximum of 1 when the sine functions 
crosses the Y - 0 line.  This gives a maximum 
vy = 2 ^f Vx 
for a step response 
WS = K * A^^y   for writing speed 
T 
r 
where Tr is the rise time and K is a factor dependent on the wave shape. 
Values of K in this expression range from 0.8 for a linear ramp to 2.2 
for a single-pole RC response.  A K = 1.0 is typical for a step response 
limited by a few poles. 
DIGITAL OSCILLOSCOPES 
This section presents a summary of the main characteristics of 
Digital Oscilloscopes and points out the main advantages of its use 
in comparison with analog oscilloscopes. 
Digital instruments for waveform measurements have been in use for 
more than ten years and now they are used in place of analog oscillo- 
scopes.  Because of the great advantages that digital processing supp- 
lies to the waveform measurement technique, every oscilloscope manufac- 
turer is now including digital processing units to the oscilloscope main- 
frames allowing further processing power (i.e., fourier transform, signal 
average) and computer interface capability. 
In addition, the use of semiconductor memory devices in these 
units increases the measurement and processing power of these instru- 
ments . 
Digital oscilloscopes were developed to be self-sufficient rather 
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than an accessory. The object was not simply to reduce the cost, but to 
take better advantage of the remarkable versatility of digital circuits, 
and in order to make operation easier. 
Digital instruments are easy to use; they are as easy to use as 
analog oscilloscopes or easier.  There are fewer controls, and during 
measurements, it is not necessary to use these controls nearly as often. 
When they are used, they are easier to adjust. 
There are bandwidth limitations, but bandwidth is limited entirely by 
the plug-in units in use, not by the mainframe, so obsolescense is mini- 
mized. 
A point worth emphasizing is that these instruments are oscillo- 
scopes in the accepted sense of the word, and have been designed as a 
direct replacement for analog oscilloscopes. In ordinary usage, when 
all that is needed is to view each signal as it occurs, the operating 
procedures involved are entirely conventional. The sweep triggering, 
d.c. baseline level and sensitivity controls are essentially identical 
in purpose and effect to those of other oscilloscopes. 
During measurements of signal waveforms, the plug-in unit measures 
the signal voltage at typically 409 uniformly spaced times following the 
trigger signal.  The measured values are recorded in memory, replacing 
previously measured values.  Both during and after each signal, typically, 
the information is read sequentially for use by display control circuits. 
An analog storage oscilloscope can also capture and display wave- 
form patterns, but there are some major advantages in favor of the digi- 
tal method.  For one thing, the amount of information stored is far greater. 
It is equivalent to the amount which could be stored by an analog oscillo- 
20 
scope having exceptional resolution and a screen size of sixteen feet by 
twenty feet. 
A signal can be stored, and by using one-half or one-fourth of the 
memory for this storage, the user can continue to use the oscilloscope 
for other purposes, using the remaining portion of the memory during 
that operation. 
Two, four, eight and even twelve waveforms can be stored in memory, 
and these can be viewed either one at a time, or superimposed for easier 
comparisons. 
Another feature made possible by the digital form of storage is 
called mid-signal triggering.  In this mode of operation, the sweep 
trigger signal causes the waveform displayed and stored to correspond 
to the time regions on both sides of trigger time. 
Mid-signal triggering is useful because you can see what preceded 
the triggering signal in addition to the normally displayed post trigger 
events.  This allows one to examine the conditions which cause a partic- 
ular event or situation, even when the time of occurrence of the event 
is unpredictable and even if it occurs only once. 
Other characteristics of digital oscilloscopes can include: 
1) Information may be read in digital form to magnetic tape 
or to a programmable calculator or computer, and in analog 
form to a pen recorder. 
2) The great display flexibility also includes: provisions for 
expanding any selected region of the voltage plane, with ex- 
pansions in steps of two, up to sixty-four. 
3) Numerical data display showing the time and voltage coor- 
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dinates and automatic centering. 
THE MEASUREMENT PROCESS 
The signals are measured by means of a fast analog to digital 
converter (ADC) at intervals as closely spaced as 500 nsec (or longer, 
for slower sweep speeds), and the 12-bit results are recorded in a 
digital memory (8 bits and 14 bits are sometimes used). 
Either currently or later, the measured voltage values produce the 
CRT display.  Sampling theory indicates that in case of a 2MHZ rate, a 
1 MHZ bandwidth is provided. 
The timing of the sampling process is automatically changed when 
the operator changes sweep speed selections. The sampling time between 
samples may range from 500 nsec between points to 500 sec between sam- 
ples. The slow rate corresponds to a total sweep time of three weeks, 
if 4096 points are involved. Timing is digitally controlled using a 
quartz crystal oscillator for the basic clock, so it is inexpensive to 
provide high accuracy over this large sweep speed range. 
The digital oscilloscope provides a large number of operating ad- 
vantages over analog oscilloscopes, either standard or storage types. 
This is particularly true in the case of instrumental measurements (meas- 
urement involving variables other than voltages, in which transducers 
are used) and in other cases in which precision is a consideration.  The 
look back capability, storage features and wide range of sweep timing also 
make the digital instrument attractive for applications even if precision 
is of little direct importance. 
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II.  SEMICONDUCTOR MEMORIES 
In Chapter I, the main characteristics of storage oscilloscopes 
were discussed.  The digital technique was found to be the one method 
that simplifies the operation more, that increases the processing capa- 
bilities and when semiconductor memories are used, the amount of data 
stored and the quality of the display is by far greater than the analog 
method. 
Before addressing ourselves to the design of the semiconductor 
storage system, a brief review of the operation of the main components 
of the system is presented.  Chapter II describes the main properties 
and the operation of Semiconductor Memory devices and examines in par- 
ticular the operation of the 2102 static Random Access Memory (RAM). 
Chapter III presents a brief review of the different types of analog to 
digital and digital to analog conversion techniques and looks into the 
main characteristics of the ADC-540-8. 
SEMICONDUCTOR MEMORY TECHNOLOGY 
Semiconductor memory technology is currently making a sizable im- 
pact on the overall memory, computer and instrumentation industry.  In 
terms of characteristics, semiconductor memory devices are available 
in IK, 4K and 16K bits, in MOS and 256 and IK bit in bipolar technology. 
Speed increases and power reductions are constantly being made. 
NMOS is one of the technologies that is most used.  Other developments 
include Silicon-on-Sapphire (SOS) and complementary MOS.  Packaging 
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techniques are well stabilized; ceramic dual in line packages (DIP's) 
prevail for memory devices, but plastic DIP's are also used.  Refresh 
problems associated with dynamic MOS are slowly being simplified and 
the refresh requirement may, in the future, become transparent at the 
memory system level. 
SEMICONDUCTOR MEMORY TYPES 
Part of the confusion surrounding semiconductor memory stems from 
the large variety of memory types.  The first, Random-Access Memories, 
RAM's), are a generic category that encompasses all memory devices in 
which the contents of any address can be accessed at random in essen- 
tially the same time as any other address.  RAM's are unique in that 
data retrieved from them can be expected in a fixed time interval.  In 
contrast, data access time in serial memories varies, and its value de- 
pends on the data's relative position in the storage medium at request 
time. 
Random Access Memories can be read/write, read only or variations 
of each.  The term RAM often incorrectly indicates only read/write mem- 
ories.  Read/write (R/W) RAM's have the ability to store and retrieve 
data in about the same time.  The speed of reading and writing varies 
with the technology and chip design, from several nanoseconds to several 
microseconds. 
Most R/W semiconductor RAM's are volatile; that is, when power is 
removed, the data stored in memory is lost.  Read/write RAM's find appli- 
cations wherever a memory is required from small, high-speed writeable 
control stores, through large, medium speed computer mainframe memories, 
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to low-speed calculator memories. 
Read only memories, ROM's, on the other hand, are used in applica- 
tions where the program or data stored in the ROM are not to be changed. 
A masking step fixes data patterns during the manufacturing operation. 
This mask connects array elements that are to assert the output.  As such, 
the pattern is nonvolatile; that is, removal of power does not destroy 
the data.  ROM's often find use in fixed control store, in computer main 
memories where the program to be performed is well defined, unchanging 
and required in high volume, and in fixed-program controllers.  ROM ven- 
dors generally leave a fixed charge of about $1,000/pattern for mask 
generation.  This often prevents economic use of ROM's in low-volume 
applications. 
Programmable ROM's, often called PROM's, address low-volume appli- 
cation areas.  They exhibit the capability of having a data pattern 
written (burned) into them at a low speed.  A fusible nichrome or poly- 
silicon link, fusible PN junction or laser-severable silicon island, pro- 
vides a means of breaking the connection made to an array element during 
its manufacturing.  In this way, a bit of data can be written into a cell 
one time with a high write current or under the intense heat of a miniscule 
laser beam. 
After writing, the PROM's contents are accessed at high speed with 
low currents to interrogate the data pattern.  PROM's generally have a 
higher per unit price and require programming or burning time not en- 
countered in masked ROM's.  Because of this, PROM's are only more cost 
effective than masked ROM's in low-volume applications or those that 
requore frequent content changes.  In addition, PROM's are often used in 
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conjunction with peripheral circuitry as random-logic replacements. For 
instance, PROM's in complex counters or sequence circuits will often re- 
duce circuitry complexity by an order of magnitude. 
While PROM's can only be written into once, electrically alterable 
read-only memories, EAROM's, can be erased and rewritten many times.  EAROM's 
are, technically, read/write memories with the distinguishing features 
of long writing times and a necessary but separate, often mass, erase 
step.  EAROM's are also called read-mostly memories because they are 
commonly used as ROM replacements and written into rarely. 
EAROM's find applications in environments where changes are so 
frequent that it would be economical to use PROM's, and long-term vola- 
tility is essential, thereby ruling out most read/write RAM's.  Writeable 
control stores, fixed program controllers, breadboard systems and vari- 
able code generators all use EAROM's. 
Although generally slower and more expensive than their ROM counter- 
parts, EAROM's are reuseable and, therefore, pay for themselves in several 
reprogramming iterations.  Designs built with them must take into account 
the speed differences often encountered between the breadboard using 
EAROM's and the prototype or production version using PROM's or ROM's. 
Programmable logic arrays, PLA's, are memory structures that can 
be mask programmed like PROM's and incorporate AND/OR or OR/AND logic 
operations on the inputs.  Outputs are a logical combination of the in- 
put variables (addresses) and the logic operation specified by the mask 
pattern at that location.  Because of their array structure, PLA's are 
efficient to produce, in many cases much more efficiently than the equi- 
valent random logic implemented on a chip. 
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Due to their programmable logic capability and inexpensive array 
structure, PLA's are used in several recently announced microcomputers, 
to allow programming to meet other potential users' instruction-set 
emulation requirements.  In this application, they function as macroin- 
struction decoders, directing the micro-processor to appropriate instruc- 
tion-emulating microroutines. 
Content-addressable memories (CAM's) are memory devices which, true 
to their name, yield the remaining contents of an address when a portion 
(field) of the contents of the address matches a presented value.  CAM 
applications include areas where comparisons must often be made and 
data associated with the information that matches the presented value is 
to be to be used.  Hence by junction, CAM's are often called associative 
memories.  Content-addressable memories, used in conjunction with other 
memories that are not content addressable, yield data associated with a 
comparing input field. 
This existing plethora of memory types is bound to be joined by 
new application-inspired memories, as significant user needs, which can 
be addressed with new memory types, grow.  For instance, user-programmable 
PLA's (FPLA's); user configurable word size ROM's and read/write memories; 
faster EAROM's and large, nonvolatile, fast read/write memories are re- 
peated user requirements challenging today's semiconductor memory chip 
designers.  While new technologies will aid these designers, many user 
needs can be satisfied by application of existing technology. 
CHARACTERISTICS OF A MEMORY SYSTEM 
Although individual lists of characteristics for memory systems are 
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long and each application has several unique requirements, all semicon- 
ductor memory users are mainly concerned with speed, reliability, cost, 
power consumption, density, availability and system complexity. 
Speed requirements vary with the application, from nanoseconds for 
scratch pad or buffers, to several microseconds for low speed controllers. 
Many parameters influence system speed including interface levels, timing 
complexity, the chip's access and/or cycle time, and error detection-cor- 
rection requirements. 
Level translation, say from TTL levels to PMOS levels or vice versa, 
may take as much as 40 nsec each way, absorbing 10 to 25 per cent for the 
available system cycle or access time in some systems.  For thi,» reason, 
chip interface levels compatible with the system's logic levels are very 
desirable.  In today's systems, that means TTL compatible, for the most 
part, with some newer systems demanding CMOS and ECL compatibility. 
Timing complexity can cost system cycle or access time by requiring 
cascaded timing variation allowances due to technology or chip design re- 
quirements.  Technologies that require high level multiple clocks gener- 
ated off chip are frequently much slower at the system level than their 
specs would lead to believe.  Timing circuits that maintain critical 
relationships between each clock, enable and data input are complex and 
often have wide timing variations.  These timing variations, in turn, cause 
systems to be cycled at a slower speed to account for worst case timing 
conditions. 
A part with simple timing requirements and a slower access time 
might very well produce a faster system than a part with complex timing 
requirements and faster access times. 
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While peripheral circuits and system complexity often cost a con- 
siderable amount of time, the part itself will almost always be the slow- 
est single element in the system.  Chip access and cycle times vary with 
technology, applied voltage temperature and output load. 
Error correction or detection requirements detract from system 
speed because the logic operations are serial to writing data into the 
memory array and at least quasi-serial to data retrieval from memory. 
As such, these operations absorb memory system cycle/access time on the 
order of 30 to 100 nsec. 
System reliability is an extremely important aspect of semiconductor 
memory system design influenced by the technology choice.  Like speed re- 
quirements, reliability needs to vary with the application area.  Memory 
for an aerospace computer has much more stringent reliability requirements 
(and lower cost sensitivity) than a desk-top programmable calculator.  The 
reliability of an individual RAM chip is extremely important in large 
systems.  Huge numbers of these chips are used in a large system, dominating 
the system's total reliability.  For instance, in one 16K word, 17 lut mini- 
computer memory module, there are more circuit elements than in the rest 
of the minicomputer put together.  While element counts are not the whole 
reliability picture, they do indicate where potential reliability problems 
can originate unless proper attention is given to design, processing and 
manufacturing details. 
A technology that requires complex peripheral circuitry will pro- 
duce less reliable and maintainable systems than those that eliminate 
level translators and complex timing.  Technologies with low power re- 
quirements will produce parts and systems that generate little heat and 
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are less prone to failures induced by high temperatures. 
Some semiconductor memory technologies are subject to leakages, 
drift and metal migration problems that demand careful chip designs, 
process controls, testing and manufacturing screens.  The state of the 
art is such that these problems are, however, well enough in hand that 
reliable memory chips can be manufactured in high volume if proper dili- 
gence is applied by the manufacturer and user.  In mature semiconductor 
technologies, packaging and bonding problems dominate the chip's re- 
liability, and proper packaging controls must be exercised. 
Memory system costs break into the traditional material-labor 
categories with material dominating system cost by 5 to 10:1.  The RAM 
chips, in turn, dominate the material, followed by level translators, 
when required, for all inputs and finally p.c. boards. 
The materials cost for the control function varies from almost 
nothing for TTL bipolar ROM's to 25 per cent of the system cost for 
small dynamic MOS systems. 
Burn-in, testing and loading labor contribute the most to labor 
costs.  Testing labor usually predominates, but is closely followed by 
loading labor when complex interface circuits are required. 
Since RAM chips are the overriding cost in any semiconductor memory 
system, potential future price decreases in these parts are more important 
to system cost than any other parameter.  Die yields, availability, second 
sourcing and continued investment in technology are all important aspects 
of future part cost.  Secondary part costs should not be ignored, however, 
as plunging RAM prices can leave you with a system whose level translators, 
sense amplifiers and timing circuits quickly make the design obsolete. 
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In any system, the cost of supplying power, cooling costs and even- 
tual operating cost must be added to the system's inherent costs.  These 
costs are often ignored as being trivial but they should not be.  Costs 
of $1.00 to $1.50/watt are common for a good, quality power subsystem. 
Power and cooling costs can be as much as $200 to $300 more for memories 
of the same size implemented in different technologies. 
Costs in a semiconductor memory system stem from the RAM chips 
themselves, the peripheral circuitry and boards, labor and the cost of 
supplying power.  The implementation technology contributes in each cost 
area by its ability to produce dense, low cost RAM circuits; its demands 
for peripheral circuits; its p.c. layout requirements; loading, burn-in, 
and testing labor requirements particular to the technology; and power 
requirements. 
Power consumption is important in a memory technology for several 
reasons.  First, as previously mentioned, the cost of supplying power is 
very high.  Second, system reliability is inversely proportional to 
operating temperature.  Third, the power supply often determines minimum 
package size for the product.  Finally, proper power distribution of 
high peak currents is both difficult and expensive. 
Read/write RAM's that require battery back-up for data nonvola- 
tility have the additional requirement of low standby power.  System 
power consumption is almost completely a function of the memory technology 
chosen for the system.  Implemented technology choices exist that are 
nearly six orders of magnitude different in power consumption while only 
3:1 different in access time. 
Density, an important consideration in a memory technology, affects 
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cost, speed, power and reliability. In systems using 4K n-channel R/W 
RAM's, for instance, not only is more memory put in the space occupied 
by IK n-channel parts, but overhead circuitry is reduced by at least a 
factor of four, as are board and interconnection costs. Reductions in 
overhead circuitry and RAM chips decrease attendant power requirements 
while increasing system reliability. Decreased trace lengths lower inter- 
connection capacities, permitting higher speed operation with the same 
device drivers. 
Resultant system complexity is a very important aspect of a memory 
technology.  Timing requirements, level translation, peripheral circuitry   a. 
requirements, and special environmental requirements should be minimized 
and kept extremely simple in the ideal memory technology. 
SEMICONDUCTOR RANDOM ACCESS MEMORIES (RAM'S) 
While dramatic improvements have been made in MOS dynamic memories 
such as the 1103, 2107A, 2104, equal improvements have been made in high 
density static TTL compatible memories.  This family of devices, such as 
the 2102, 2101, 2112 and the-CMOS S101, has greatly increased the ease of 
use of memories in systems which do not require a large amount of memory. 
These static RAM's, like the dynamic, are continuing to expand to include 
faster devices. 
In this section, an explanation of the main features of the 2102 
static RAM's and its storage cell operation is presented. 
The 2102 RAM's are directly TTL compatible in all respects; inputs, 
outputs and power supply.  Internal circuits are designed for full DC 
stability requiring no clocks or refreshing to operate.  These RAM's use 
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silicon gate n-channel MOS transistor technology. 
N-channel static RAM's utilize a DC stable six transistor cell con- 
figuration for the storage medium.  The storage cells are arranged in a 
32 by 32 matrix as shown in the diagram of Figure 6.  Data selection on 
the 1024 by 1 devices is accomplished by the coincidence of a row select 
(AQ - A^, 1 of 32) and a column select (A5 - A , 1 of 32).  The data con- 
tained in the selected cells is sensed, buffered and presented to the data 
output pin DO.  In all devices, the polarity of the data read from memory 
has the same polarity of the data written into memory. 
STORAGE CELL OPERATION 
The two types of storage cells used in the static RAM family are 
shown in Figure 7A and 7B.  Static RAM's suffixed by "A" (i.e., 2102A) 
utilize depletion mode load devices, which are normally on and shown on 
Figure 16B, while product designated without the "A" suffix (e.g., 2102, 
2101, etc.) utilize enhancement mode load devices which are normally "off" 
(Figure 7A).  The basic operation of these two types of cells is similar 
in the manner which data is written, stored, and retrieved.  The differ- 
ences between these cells will be discussed later. 
Consider the storage cell shown in Figure 7A.  Data is stored as 
a charge on the gate of either Q-. or Q  (which determines the logic state J
    4 
of the cell).  The voltage on the charged node is approximately V  - V , , 
where V , is the effective threshold of the load devices, and turns Q-, or 
Q on.  By definition, a logic "0" is stored in the cell if Q.,  is on and 
a logic "1" is stored if Q.   is on.  If it is assumed that Q is on (logic 
"0" stored), then current will flow from the load on Q  (device Q ) through 
33 
FIGURE   6 
AO. 
A4- 
DECO 
DERS 
row 
1 
MEMORY 
MATRIX 
32x32 
column 
select 
DECODER 
A5 A9 
Simplified Memory Diagram for the 
2102 Static RAM. 
34 
Vcc 
ROW 
SELECT 
I/O  0 
vss gnd 
gate 
I/O 1 
| d ra in 
"nL— Implanted 
_L_T Channc 
source ds 
ROW 
I/O   *o' 
gate 
drain 
 I ^Substrate 
source 
DEPLETION 
FIGURE   7 
Storage Cell  for the  2102  and  2102A 
ENHANCEMENT 
35 
Q to ground (V  ).  This current will cause the voltage at node (1) to 3 ss 
assume a value near Vss (the voltage is proportional to the effective re- 
sistance of Q2 and Q ).  The resultant low voltage on node (1) turns de- 
vice Q. off.  Device Qj- maintains the charge on the gate of Q_ by replacing 
charge leaked off through the high impedance parasite leakage resistor 
R leakage. (This leakage is typically in the picoampere range).  The 
storage cell will remain in this logic state until an external forcing 
function is applied (write cycle). 
Operation of the storage cell shown in Figure 7B is similar to that 
described above except for the implementation ef the load device. 
Operation of the storage cell is as follows:  assume the gate of 
Q is high turning Q3 on causing current to flow in Q  and Q .  Since 
devices Q„ and Q3 are ratioed (that is, Q has a higher impedance than 
Q3), the voltage at node 1 will drop close to V  .  Note that the gate of 
Q2 is tied to node 1; therefore, as node 1 decreases in voltage, the volt- 
age drive on Q  is reduced, making the effective impedence of Q2 higher. 
This allows the voltage at node 1 to move even closer to V  . 
Since node 1 is low and is tied to the gate of Q , device Q is 
off.  The charge on Q_ is maintained by the load device Q_.  Note that 
3 5 
only leakage currents flow through device Qj- which has a minimal effect 
on the voltage at node 2.  Since increased positive voltage at node 2 
increases the voltage drive on Q , device Q turns on hard.  The voltage 
at node 2 is, therefore, equal to V   (note that there is no threshold 
drop across device Q5 since it is a depletion mode device). 
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ACCESSING THE STORAGE CELL 
The storage is interrogated for a read or write operation by acti- 
vating the proper row select line which turns on 0, and Q  (Figure 7A and 
*■ 6 
7B).  For a read operation, a sense amplifier (Figure 8) connected to both 
I/O "0" and I/O "1" outputs of each column detects the state of the selected 
storage cell in that column.  If Q3 is on (logic "0", then current will 
flow in the I/O "0" line.  If Q. is on (logic "1") , current will flow in 
the I/O "1" line.  A write buffer places a high level (» V ) on the 
cc 
I/O "0" line to write a logic "0", and a high level on the 1/0 "1" line, 
to write a logic "1".  For both write conditions, the opposite line is 
held low (Vsgj. 
As is shown in Figure 8, these are internal data-in, data-out buses. 
Data is gated to/from the appropriate columns by column select.  Note that 
chip enable gate the output data to a three state buffer and then to the 
output pin.  Therefore, if a chip is not selected, the output pin goes to 
a high impedence state (allowing the output pins to be DR tied). 
ADDRESS BUFFERS/DECODERS 
Typical address buffers and decoders for the static RAM are shown 
in Figures 9 and 10 respectively.  As is shown in these figures, the ad- 
dress buffers and decoders are static requiring to precharging operation. 
The buffer/decoders respond to changes on the address lines and do not 
latch the input addresses.  Therefore, in those systems where the address 
lines are not stable throughout the cycle, it may be necessary to buffer 
them with external latches. 
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It should be noted, however, that in many systems requiring memory, 
the addition of external address latches is not required.  This is par- 
ticularly true of microprocessor systems. 
2102 OPERATION 
As discussed before, the 2102A and 2102 devices are organized as 
1024 words by 1 bit having separate data-in/data-out pins.  The memory is 
organized internally in a 32 row by 32 column matrix as shown in Figure 
11.  The pin configuration and logic symbol are also shown. 
READ CYCLE 
Basic read cycle timing is shown in Figure 12.  Note that although 
chip enable is shown as a pulse occurring after the address changes, there 
is no specified time at which it must occur (either before or after ad- 
dress change).  It is, therefore, permissible to tie the chip enable in- 
put low if the data-out pin is not OR-tied with the other outputs and 
operate the memory device with only the read/write cycle line and address 
inputs. 
For example, if a series of read cycles are to be performed (such 
as for CRT displays) and the data output pin is not OR-tied with another 
output, chip enable may be held low and the addresses may be cycled in 
any order to access data.  During this time, however, the read/write in- 
put must always be valid at TA as shown in Figure 12A and specified in 
Table II. 
A second method may be used to read data from the memory.  If the 
addresses are set up before a read decision can be made, then chip enable 
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TABLE II 
(ns) 
SYMBOL PARAMETER MIN MAX 
fc
rc Read Cycle 350 
t 
a 
Access Time 350 
t 
CO 
Chip Enable to Output Time 180 
fcohl 
Previous Read Data Valid with Respect to Address 40 
fcoh2 Previous Read Data Valud with Respect to C.E. 0 
READ TIMING 
(ns) 
SYMBOL PARAMETER MIN MAX 
t 
wc 
Write Cycle 350 
t 
aw 
Address to Write Set-up Time 20 
t 
wp 
Write Pulse Width 250 
t 
dw 
Data Set-up Time 250 
t 
wr 
Write Recovery Time 0 
fcdh Data Hold Time 0 
t 
cw 
Chip Enable to Write Set-up Time 250 
WRITE TIMING 
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may be brought low at the read decision time.  Output data will be valid 
at t   (Table II) for this condition. 
WRITE CYCLE 
Basic timing for a write cycle is shown in Figure 12B.  In the 
write cycle, it is not permissible to perform a series of write cycles 
by holding chip enable and read/write low and cycling through the desired 
addresses.  However, chip enable can be held low for continuous writes if 
the read/write input is timed per Figure 12B.  For the 2102, a minimum 
write to address set up time, t  , must be observed.  The minimum data 
aw 
hold time, t-^, beyond read/write is 0 nsec. 
Note that the minimum write cycle may be obtained by using the min- 
imum times associated with t_.r, t  and t,,., that is: a»   wp wr 
tT_ (min) = tOT7 + t „ + t wc aw   wp   wr 
READ-MODIFY-WRITE 
A Read-Modify-Write cycle is merely a combination of a read cycle 
and a read/write pulse, t  .  The minimum read-modify-write cycle time 
is, therefore, t  + t 
rc
   wp 
In this section, the outline of the internal operation of the static 
RAM's was given; their use and the system considerations were also des- 
cribed.  The introduction of reliable, low-cost, static, high-density MOS 
RAM's, has done much to stimulate the use of semiconductor memory in new 
and unique applications. 
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III.  ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTERS 
The modern world is largely a digital one.  Digital methods afford 
us efficient and effective communications, and digital language is the 
language of the computer.  Chapter III gives an introduction to A/D and 
D/A converter circuits, inputs and output stages and coding systems are also 
explained.  The last section compares the most important characteristics 
of the A/D and D/A converters and a list of prices and manufacturers of 
converters is given. 
A digital to analog converter is a device that generates an analog 
voltage or current proportional to the value of the digital-input world. 
Basically, it consists of a stable reference (or it can be added exter- 
nally) , a set of binary weighted switches and a precision ladder network. 
An input register and output operational amplifier are sometimes included. 
The most fundamental D/A conversion scheme is shown in Figure 13. 
Each quad is essentially a 4 bit D/A converter with four different re- 
sistance values of R, 2R, 4R and 8R.  By connecting two such quads along 
with an attenuating resistor in the current summing bus, an 8 bit unit 
is produced.  The attenuating resistor used here reduces the LSB quad 
4 
factor to the MSB quad by 2  =16.  As more quads are added on, reso- 
lution is increased.  One advantage of this method is that only the MSB 
quad resistors have the highest tolerance.  Each successive quad can use 
resistors whose tolerances can be slightly less than the previous quad 
stage. 
The most popular method, derived from the resistance quad method, 
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is the R-2R ladder (Figure 14).  The beauty of this method is that it 
uses only two resistor values per bit in an R-2R relationship.  The 
resistor must have close tolerances, however.  This method is by far the 
most widely used one. 
ANALOG TO DIGITAL CONVERTER CIRCUITS 
Fundamentally, A/D converters either convert the input analog sig- 
nal (either voltage or current) to a frequency or a set of pulses whose 
time is measured to provide a representative digital output or compare 
the input signal with a variable reference using an internal D/A con- 
verter to obtain the digital output. 
Voltage to frequency, ramp and integrating ramp methods are the 
three leading conversion processes that use a time measurement principle. 
Successive approximation and parallel modified circuits rely on compar- 
ison methods. 
Figure 15 shows a typical voltage to frequency converter.  Here, 
the input analog signal is integrated and fed to a comparator.  When the 
comparator changes its state, the integrator is reset and the process re- 
peats itself.  The counter counts the number of integration cycles for a 
given time to provide a digital output. 
The principle advantage of this type of conversion is its excellent 
noise rejection due to the fact that the digital output represents the 
average value of the input signal.  Voltage to frequency conversion, how- 
ever, is too slow for use in data-acquisition system applications because 
it operates bit serially (approximately 1,000 conversions/sec max).  Its 
applications are mostly in DVM's using converters with resolutions of 10 
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bits or less. 
Ramp conversion works by continuously comparing a linear reference 
ramp signal with the input signal (which is converted to a pulse) using 
a comparator (Figure 16).  The comparator initiates a counter when chang- 
ing state, which counts proportionally the time the comparator is logic- 
ally high; the time itself being proportional to the magnitude of the 
input signal.  The counter provides the digital representation of the 
input. 
This method is slightly faster than the previous one, but it re- 
quires a highly linear ramp source in order to be effective.  It does 
offer good 8 to 12 bit differential linearity for applications requiring 
high accuracy. 
With the integrating ramp converter (Figure 17), or better known as 
dual slope converter, the input analog signal is integrated over a fixed 
period of time followed by the integration of a fixed reference voltage 
of opposite polarity bringing the output of the integrator network to 
zero.  Since the time it takes to integrate the reference voltage is pro- 
portional to the magnitude of the input signal, measuring this integration 
time with a counter and a pulse source results in an accurate digital 
representation of the input signal. 
While a relatively slow process, integrating ramp conversion offers 
high noise rejection and excellent stability with both time and tempera- 
ture.  It can be modified to increase its conversion speeds of approxi- 
mately 2,000 conversions/sec to more than 10,000 conversions/sec and is 
used mostly in 8-12 bit converters for DVM's, DPM's and DMM's. 
Successive approximation is a comparative method that uses a D/A 
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derived reference, which is successively compared" with the input analog 
signal (Figure 18). A comparator adjusts the D/A converter's reference 
output to converge to the value of the input analog signal. 
Speed is this method's largest advantage, with conversions up to 
1,000,000/sec possible at up to 16 bit resolutions.  However, its high 
susceptibility to noise does give it a major drawback.  Because of its 
high speeds and resolutions, it is used widely in data-acquisition systems 
for interfacing to computers. 
The simplest type of A/D converter is the parallel type (Figure 19). 
It uses one comparator for each input quantization level (i.e., a 6 bit 
converter would have 6 comparators, and an 8 bit unit, 8 comparators). 
Conversion is straightforward; all that is required besides the compara- 
tors is logic for decoding the comparator outputs. 
Because only comparators and logic gates stand between the analog 
inputs and digital outputs, extremely high speeds of up to 50,000,000 
samplings/sec can be obtained at low resolutions of 6 bits or less.  The 
fact that the number of comparator and logic elements increase with reso - 
lution obviously makes this converter impractical for resolutions greater 
than 6 bits. 
Modified parallel designs, such as parallel-serial circuits, can 
provide a good tradeoff between hardware complexity and the resolution/ 
speed combination at a slight addition in hardware and a sacrifice in 
speed.  They can provide up to 100,000 conversions/sec for up to 14 bit 
resolutions. 
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TYPES OF D/A CONVERTERS 
Basically, D/A converters are available with either a fixed internal 
(or external) reference or with an external variable reference (multiplying 
types).  Fixed-reference D/A converters that do not include an internal 
reference source allow the user to utilize a more stable reference than he 
would otherwise obtain with a converter having its own built-in reference. 
In general, fixed reference converters are more accurate than multiplying 
types because of the variable nature of the latter's reference. 
Multiplying D/A converters produce outputs that are directly pro- 
portional to the product the digital input, multiplied by a variable 
analog reference.  They are used in programmable test equipment, resolver 
and CRT display applications, where output information must not only be 
produced but also must be positioned with respect to a set of coordinate 
references. 
Functionally, D/A converters are available as current output or 
voltage output types.  The former do not include output amplifiers and 
are not constricted by their bandwidth limitations.  Settling times well 
under 1 microsecond (as low as 25 nsec) can be obtained with output cur- 
rents of approximately 10 ma or less (output voltage ranges from 1 to 2v). 
Because the output amplifier is not included, current D/A converters 
tend to be a little less expensive than the voltage types.  However, they 
may not be as temperature stable since the output is directly influenced 
by the temperature stability of the converter's resistance ladder network. 
Their applications are in areas where speed is paramount, and that includes 
A/D converters and CRT deflection circuits. 
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Voltage output converters do have output amplifiers.  Because of 
this, their settling times tend to be above the 1 microsecond range. 
However, a high performance and high speed output amplifier can be added 
to a high speed current output converter to make the output voltage a 
little faster in settling time, although this may cost quite a few addi- 
tional dollars. 
CHOOSING A CONVERTER 
There are generally two different classes of converters available: 
an economy low cost, moderate-to-low accuracy and low resolution group 
for "cheap and dirty" and general-purpose applications that do not re- 
quire high accuracies.  Converters in this group sell for under $100 
for 6 to 12 bits of resolution (less than $10 for some D/A converters). 
The other group includes converters of 13 bit design and higher, whose 
application requires good to excellent accuracies.  These cost a lot more: 
$300 or more in many cases. 
In between, there are a few low-resolution, high accuracy and high 
resolution, low-accuracy converters at moderate prices. But no matter 
from which group you purchase, one important quality to look for besides 
the stated specifications is just how stable a particular converter will 
be with time and temperature six months or more from now. This will re- 
flect the quality of design and of the components behind that converter; 
something not always apparent at the time of purchase. 
For example, one can purchase a 12 bit D/A converter for only $29. 
Such a unit will have a temperature coefficient of 100 ppm/°C.  Another 
12 bit unit costing $125 has 10 ppm/°C TC.  A mere 1°C temperature change 
53 
in the former (hardly significant) will cause its accuracy to change by a 
full LSB, whereas the higher cost one's accuracy will only be degraded 
one-tenth that of the lower cost unit.  A change of 10°C would have to 
take place (in general, not very likely) before inaccuracy of a LSB is 
reached in the latter.  The difference in cost may have been about $100 
between these two units, but the real cost to the user can be hundreds of 
dollars in the long run once the converter is packaged into a circuit if 
the designer is not careful. 
When interpreting data sheet specifications, great care must be 
taken to find out under what conditions a particular parameter is defined, 
and parameters are certainly defined differently.  For example, some manu- 
facturers give their specifications at a 25° C temperature.  Others over 
0°C to +70° C.  Still others give no temperature at all. 
One very important D/A converter specification, settling time, is 
stated under many conditions, to different percentages of full scale, as 
a maximum or as a typical figure, and for a given input voltage step 
(which is  not always the same for different manufacturers), just to name 
a few. 
When trying to compare A/D converters, a designer is immediately 
confronted with a problem:  is its speed of operation better character- 
ized by conversion time as some manufacturers specify, or word conversion 
rate as others insist as being more meaningful? Most modular A/D con- 
verter makers state only conversion time in their data sheets, and it 
must be assumed that is the same as the reciprocal of the converter's 
word conversion rate. 
Actually, both conversion time and word conversion rate, as specified 
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by all rackmount ADC manufacturers, are important to the designer.  Not 
only does he want to know in how fast a time a particular conversion can 
take place from input to output (conversion time), but also how many 
conversions he can make for a given period of time (conversion rate). 
Also remember, a high speed ADC module needs a sample and hold 
amplifier, and sometimes buffer amplifiers, to work properly within a 
system.  So, an advertised 1 microsecond A/D converter module is no 
longer 1 microsecond in conversion speed when these other system com- 
ponents are taken into consideration, but may be only 10 microseconds 
or worse from system input to system output. 
Temperature coefficient is sometimes given as a single figure, or 
specified more than once for offset, gain and range, to name a few.  To 
make life a little more hectic, TC is given in ppm/°C or as a percentage 
per °C.  So, it becomes a little difficult to compare converters effec- 
tively. 
Table III lists the main characteristics of some analog to digital 
and digital to analog converters.  This list is a recollection of data 
from manufacturers' specifications and magazine advertisements and can be 
as old as 1973. 
The purpose of this data is only to show the range of prices for 
the different converters offered by the most popular manufacturers. 
In this Chapter, an introduction to A/D and D/A converter circuits 
was presented, together with the most important conversion techniques. 
The following chapter deals with the circuit design of the memory system 
that uses the converters and the memory devices explained in Chapters II 
and III. 
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A/0 CONVLKTEUS 
Company Resolution Mamie of WOMJ 
conversion r.it^l 
il.iny! nl (i.'.ts 
( s.ii'ple n-i.i.-iliiy) 
Technology 
Ail.t.jc. Inc., 
Ooston. MA 
U U.ts 
14 Bits 
15 Bus 
1 MHz SS /OU 
JGOOO 
Sf.mo 
Itackmount 
Itackmount 
R.Kknnunt 
Analog 
Devices, 
Inc.. 
Norwood, 
MA 
0 Bits 
10 Bits 
1?Bits 
14 Bits 
ID Pili 
BODnsec IB.iH.'C* 
1»iscc-2?>'Sec" 
lSi'Cec-OSiiscc " 
40msec" 
400,.sec" 
S/JSiCBCi 
S22S S10SO 
S30S S9S0 
S2S9 
S13S0 
l.'.odular/iiybnd 
Modular/hyb-id 
".'oiljlar/hybrtd 
Modular/hybrid 
Modular/hybrid 
Analogic Cor|i., 
Wakelield. MA 
Bbits 
10 Bits 
12 Bits 
13 Bits 
14 Bits 
ID Bits 
IGBits 
2*i sec- lC^sec' 
2.5mscc-45mscc* 
4pscc-9mscc' 
10^scc-7Sfiscc" 
12MSCC-11 1msec* 
17pscc* 
67O,isec-200mscc* 
S149-S4 29 
S1S9SG2G 
S129SS9 
S34SS715 
S2-'.D-S1400 
SI GOO 
S200S2S0 
Modular/hybrid 
K'.odular/hybrid 
Modular/hybrid 
Modular/hybrid 
Modular/hybrid 
Modular/hybrid 
Modular/hybrid 
Biomation, Inc., 
Palo Allo, CA • 
0 tins 
8 Bits 
10 MHz 
2MHz-100MHz 
J.1B50 
S25S0S9G00 
Rackmount 
Rackmot;ni 
Burr-Brown 
Research Corp., 
Tucson, AZ 
8 Bits 
10 Bits 
12 Bits 
14 Bits 
16 Bits 
20>.sec* 
30/JSCC* 
30*rsec-12.5msec* 
50msec* 
30mscc-?00mscc* 
SI50SI70 
S190S220 
S230 
S2S0 
S22GS250 
f.'.cduiar/nyo.'id 
Modular/hybrid 
Modular/hybrid 
Modular/hybrid 
V.odular'hvbrid 
Computer L abs, 
Greensboro, TJC 
1 
4 Bits 
5 Bits 
K Rllt 
7 Bits 
8 Bits 
9 Bits 
10 Bits 
10 Bits 
u ,YiHz-25 Mriz 
5 MHz-20 MHz 
4 MHz-33MHz 
3 MHz-20 .V.Hz 
2MHz.15V.Hz 
1 MHz-5 MHz 
2MHz-3MHz 
100 Hz 
S3203iJoOiJ 
S3250 SG.'.OO 
S7SO0-S13 200 
o^^GO SI 'i.ZOO 
S3000S11,800 
S55S0SDSG0 
S4S0OSG5OO 
S4900 
Rackmount 
Rackmount 
Rackmount                         1 
Rackmcun: 
Rackmount 
Kacl:mount 
Rackmount 
Rackmount 
Cycon, Inc., 
Sunnyvale, CA 
b Ur,s 
10 Bits 
12 Bits 
14 Bits 
16 Bits 
2;iScc-bu,jsoc' 
2.5|lSec■100,■scc• 
lOOuscc* 
10msec* 
200nsec* 
S'19 S2S0 
SG9S350 
S99S149 
S89 
S149-S109 
r.'CCular.r.y^riu 
Modular/hybrid 
Modular/hybrid 
Modular/hybrid 
f.'odular-'hybrid 
Data Technology, 
Santa Ana. CA 
IS Bits 40isHz Rackmount 
Dattl Systems. 
Inc., Canton, MA 
4 Gits 
6 Bits 
8 Bits 
10 Bits 
12 Bits 
13 Bits 
14 Bits 
15 Bits 
16 Bits 
2.5 MHz 2!>,7,Hz 
20 KHz-1.C6MHz 
G25Hz-10MHz 
500 Hz-1 MHz 
200Hz-2S0kHz 
20 kHz 
20 kHz 
20 kHz 
20 kHz 
S5-15-S1250 
S22.9G-S745 
S59-S2495 
S39S995   , 
S99S450 
SS95 
S695 
S795 
SB95 
Modular/nybnd 
Modular/hybrid 
Modular/hybrid 
Modular/hybrid 
Modular/hybrid 
Modular/hybrid 
Modular/hybrid 
Modular/hybrid 
Modular/liyb.'i'l 
Dynamic 
Measurements 
Corp.. 
Winchester, MA 
9 Bits 
11 Bits 
12 Bits. 
13 Bits 
4.5^scc' 
4.5MSCC* 
G.Suscc* 
G S-s^c* 
S2J5 
S325 
S395 
$395 
Moduiar/r.yono 
Modular/hybrid 
K'odutar/nyhnd 
Morliil.ir/hvbn 1 
Function 
Modules, Inc.. 
Irvine, CA 
12 Bus 
14 Bits 
15 Bits 
2msec 20msec*                I    SBS S3S 
7C0(isec-8mscc*                    SE5-S55 
10msec*                              I    5.1 If, 
iV.ociuiar/fiyoric 
Modular/hybrid 
Modulcr/hvt-.r.d 
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D/A CONVERTERS 
Conip.my nrsnlution ll.iny- (,l 
n-lll-i.j Lines 
ft-m^r. ot criM-. 
is It i|.i. HtM.CS) Technology 
An.ilt>9 filhls <C'i-*-.: 10„vc SK'JS?20 f.-.odul.ir/hybrid 
Devices Inc., 1(1 B.ls 40'rcc -fiii^c $•59 C-195 f/r.dular/hybrid 
Norwood, MA 11 Bits Ipsrc S150 Modular/hybrid 
12 Bits 3,.<*:c-15/jsec S70 S?95 Modul.ir/hybrid 
14 Bits 250,.«rc S395 S320 Modular/hybrid 
10 Kits 7511.IS.-O S74r, $1170 [.'odtil.v.'hySrid 
Analogic Corp., 0 tins IGGiis..x-l?,i-.ec I5'Ji.-05 f.'odular/hybrid 
IVakchcld. MA 10 Bits 17Cn«.-C-l7,.lCC S33 S350 Modular/hytirid 
12 Bits 2COilS.'t-l?|.WC S39S175 f.lodular/hybrid 
13 Bits 70tlnKc 6;. sec S275-S585 Modulor/nybrid 
14 Bit'. 1/.sec-G;.s..-c S2D0 SC.95 Modular/hybrid 
16 Bits 3iisccGi.s-.-c SD95 £395 Modular/hybrid 
'. Di'iil LCD 7,-v-c S375 r\'.odular/hybricJ 
Burr-Brown B oil-. l.br.set./;.iec J/JOSUO Modular, hybrid 
Research Corp., 
Tucson, AZ 
10 Bits 
12 Bits 
1.5ti5CC-7^sec 
2.5/iScc-7jisec 
S100-S150 
S125S185 
Modular/hybrid 
Modular/hybrid 
16 Bits 10;;s?c-50^sec S325 Modular/hybrid 
3-Digit BCD ?|i^C DllS'.X S125S185 Modular/hybrid 
Computer Labs 4 i-iits j(jn.;i-c iiOnsrc S14S0 Rackmount 
Greensboro, NC 6 Bits 30ns.-c-5U;isec SI 530 Backmount 
6 Bits 3Cnscc 90n-,rc S15S0 Rackmount 
7 Bits 3Cnsec 9Gi;cr-c S1 f.20 backmount 
0 Bits 30nsec-50.i'.'.c SlbOO Rackmount 
S Bits LC.-iy-r: ."J^r ■. r 
2,.:.-c-?C, -e.- 
SI'.CO 
C.l i'-ol 05 
R.ict mount 
Cycon Inc., 8 Cits iMccular/nybrid 
Sunnyvale, CA 10 Bus 2t-^'c 70pMr. S2;t-Si73 .Y.odutor/t.ybri'J 
12Bil5 2(.-s?c 20,;sue S40-S130 Modular /hybrid 
K Bits 2^sec-20;jsic sa;.'Sr/9 Modular/hy^nd 
2-Diijit BCD 2^sec-20^ci.c Sl£.'-S59 Modular/hybrid 
3 "iyi BCD 2I.S?V-"0,IVC S3i £33 \\-.r?ul.-.r.'nvb.-ic! 
'i uicjii bCu :v-:t-:o,-»-: .-..,..I../,,.,,,,:-.                     1 
Datcl il Bits ;.a 95-SISI3 Modular/hybrid 
Systems Inc., 10 Bits 25nscc-25psec S39-S7S0 Modular/hybrid 
Canton. MA 
12Eits 150nscc-?5iisec S59S295 Modular/hybrid 
13 Bits 230nw-c S325 Modular/hybrid 
14 Bits 25011'jcc S350 Modular/hybrid 
15 Bits 250nscc S3P5 Moclulai/hybrid 
16 Bits 25t)n:-*-c S4l'-5 Modular/hybrid 
2-Oigit BCD 15Cns,x-l'G,.sec S9.9GS10D Mudular/hyhric 
3-Diijit BCD lC.0nr.-.-c-5;i*,ec S39S149 Modular/hylvid 
Dynamic b bus • :u0"scc-5/i-.ec b'/'j-sia Modular/hybrid 
Measurements 
Corp.. 
Winchester. MA 
10 Bits 3fJ0njec 5(<scc S95S155 Modular/hybrid 
12 Bits 
13 Bits 
300nsec-5>iscc 
300nsoc-1.2usec 
S1 15 5195 
SMD-S195 
Modular /hybi id 
Modulai/hybiid 
3 Di^it BCD 200n;,.'C 5,is-?c S170S1L5 Modulai'/hybrir; 
Function Bbits 300nv.'C-20^s»-c S19 .V.oJul.t'/hybria 
Modules Inc., 
Irvine. CA 
10 Bus 
12 Bits 
300nsec-20>jsec 
300nsoc-20..sec 
S:J 
S4/SI9 
r/odulur/hyund 
Modular/hybrid 
3-Ditiit BCD 30Cr.s:c 20jsec |     Sj'-S.'.il .'/odular/hybrid 
Harris Semiconductor b' L.ls l.buscc JW.9-.- i    Monolithic 
Melbourne, FL 
Mehpot Div. 8 3ils 25,. soc S33.75 Viodular.'nymt'.. 
of Bcckman 
Instruments, 
Fullcrton, CA 
11 Bits 
13 Bits 
5^scc 
&Vscc 
S95S135 
S180S210 
iV.Odular/hybnd 
Modular/hybrid 
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Company Rcn-lultrin H.ni'-i.l wnul            I fmu.-nii.ll l.it.'i              I 
II...I..    of c..'-i» 
(sM..;lri|.i..nlit»-s| Ici-linC'lo'jy 
Hybrid  Sy.l.ms Corp., t) h.ts 
.VAI. ;J. >)■.■■•■«;• sv i' rj'i Ml.ilul.if/lyl.nd 
Dniliiijlox. '.'A 1? lilts 13..MX.  ?0,,...-.;- fi'i •■;'/0 Ml. <liil.,l.liyl.r,.| 
ILC DJM 4 fins lb iV.ll/ S'.IX) .Vr).li,l.>l.l.,l,rid 
Devices Coip., 8 Pus GMHz S3O00 Mmlul.ii/hybrid 
Micksville, NY 
0 Uits 22i,sec' S?00 Modular/hybrid 
9 flits 11«M-C-2?,.SCC' S225 S3?5 Modular/hybrid 
10 Oils 11/iscc ??i>u-c' S250 S350 Modular-'hybrid 
11 flits 11i.-."r-:'?„-...c- S2 75 S3 75 Mr.rMaf'hybrid 
Inlccli, Inc., 12L>ns 4A> sec' S4 20 Modular/hybrid 
Santa Clara, CA 
Inter Computer 4 bill 2 MHz-100 (/.Hz Rackmounl 
Electronics, Inc.. 
Undsdalc, PA 
5 Bus 20 MM; 50 MHz Rackmount 
G fins 2MHz 30MHz . Rackmounl 
7 Bits 20 MHz Rackmount 
8 Bits 100kHz 15 MHz Rackmount 
9 Bits 1 MHz   5 MHz Rackmount . 
10 Bits 100kHz-2 MHz Rackmounl 
12 Bits 500 kHz Rackmount 
Lancer Electronics 14 Bus Gpsec-35jisec* Rackmount 
Corp., 15 Bits 50/iscc" Rackmount 
Norristown, PA 
IGBils lOOyscc" Rackmount 
10 Hits 50|/sec* Rackmount 
Micro Networks 8 Bus 20(iscc' S150 Modufar/hybrid 
Corp., 
Worcester, MA 
Phoenix 6 Bits lOOnsec" S3495 Modular/hybrid 
Data, Inc., 
Phoenix, AZ 
8 Bits 100nsecff/isec" S175S3995 Modular/hybrid 
9 Bits 900nscc 9/*src* S195 S735 Modular/hybrid 
10 Oils lysec-10/.sec' S215 S755 Modular/hybrid 
11 Bits 1.5;isec 12,-soc' S240-SG90 Modular/hybrid 
■ r»   ~ -. 1 ,ir.. ,  Co^n Ccar. | ''    '•"■'■- "L-J-.Li.'l.yL-.i!                  | 
M   DllS B^sec-Jb/isec' S3 l J S'oo5 ...ouuiar/nyuno 
14 Bits lOusec-BO^soc" S345-S695 Mooular/hybrid 
15 Bits 5ysec-?5G;si,c' S725-SU95 Modular/hybrid 
Preston 8 Bits 750 kHz-lOMHz S5710 Rackmount 
Scientific, Inc.. 
Anaheim, CA 
9 Bits 500 kHz 10 MHz SG310 Rackmount 
10 Bits 400kHz-5 MHz SG930 Rackmount 
11 Bits 300kHz-3 MHz S7210 Rackmounl 
12 Bits 150 kHz 2 MHz S7540 Rackmount 
13 Bits 125kHz-1 MHz S7S40 Rackmount 
14 Bits 110kHz 7G0kHz Rackmount 
15 Bits \100kHz-7E0kHz Rackmount 
SRC Div. of 12 Bits 5;isec* S500S7G0 Rackmounl 
Moxon, Inc.* 
Irvine, CA 
Tclcdyne- 8 Bits G^SCC-50IJSCC" S59S2G5 Modular/hyond 
Phibrick, 10 Bits 7yscc-100/<sec* S89 S295 Modular/hybrid Ocdham, MA 12 Bits 10:iscc CJSCC* r.n3S2',5 Modular /hybrid 
Tustin 8 Bits 3JJSCC" S420 Modular/hybrid 
Electronics Co., 10 Bits 4psec* S470 Modular/hybrid 
Santa Ana, CA 12 Bits 5^sec-8;iscc* S300S500 Modular/hybrid 
15 Bits 9;lsec■18flscc, S1000S1200 Modular/nybrid 
8 Bits 170nsccl 5;isoc* ' S2360S3200 Rackmount 
9 Bits 250nsec 2;*sec* S2C00 S3G00 Rackmounl 
10 Bits 300.^st'c•3.5„v;c• S2840 s;ooo R.,ckmount 
11 Bits 400nsec-3 Sysec  * S30.10 S1400 Rackmount 
12 Bits 500nsec 'liisec* S3320 S'.SCO n^Lvr.'.ounl 
13 Bits 700nscc *vsec* S35GOS5000 Rackmount 
14 Bits 900i:<-c 5,,scc' S3300 SiGOO Rackmount 
15 flits l.lj.ur 5,,.,,-c' S .0 10 S'.OOO fi iCL mount 
' .  ■                                               1 
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IV.  SYSTEM DESIGN 
INTRODUCTION 
As mentioned before, the purpose of this work is to present the 
design of a semiconductor storage system for a standard cathode ray 
oscilloscope (CRO).  The system design is based on the use of semicon- 
ductor memory devices as the main storage medium and the Analog to 
Digital and Digital to Analog conversions as the main interface means 
for capturing analog signals to be measured and presenting digital 
signals to be displayed on the screen of the CRO. 
In this chapter, the description of the system design is presented. 
The basic overall scheme is first explained, followed by the design of 
each individual section. 
The system design is based on the use of a standard CRO to supply 
the input signal to the system.  This signal is originated in the ampli- 
fier section of the vertical channel of the oscilloscope and it is assumed 
that proper interface circuits are supplied, depending on the particular 
case. 
This analog signal is converted into digital form that in turn are 
fed to the memory array to be stored.  Once stored in the memory, the 
input signal can be recovered by converting the output pulses from memory 
into an analog signal via a digital to analog converter and then back to 
the oscilloscope main frame to be shown on the screen.  Figure 20 shows 
how the system is interfaced with the oscilloscope.  The idea is to use 
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the semiconductor storage system as a plug-in unit. 
The memory array is made of thirty-two 1024 word/1 bit per word 
static MOS RAM's (2102 type) forming a 4096 word/8 bit per word arrange- 
ment that constitutes the main storage medium.  The system features a 4 
channel capability, 1024 word/8 bit per word per channel and digital 
controllers are used to accomplish the channel selection, the read/write, 
and input/output functions. 
The system can be divided into four sections:  (a) input; (b) memory; 
(c) control; and (d) output. 
The input section is in charge of capturing analog signals and 
digitize them.  The conversion procedure is accomplished by the use of 
the ADC-540-8 analog to digital converter.  This kind of application calls 
for a fast and very accurate A/D converter capable of converting 8 bits 
of information in a short period of time.  The conversion time establishes 
an upper limit to the frequency of the incoming signal to be converted. 
The ADC-540 is a high speed, general purpose A/D converter packaged in a 
compact module.  The standard ADC-540-8 converts 8 bits of information in 
less than 5 microseconds (typical conversion time is 4 microseconds).  The 
units are complete with all logic, references and clocks; no extra compo- 
nents are required for operation. 
The conversion time establishes an upper limit of 125 kilohertz for 
the maximum frequency of the input signal capable of being converted by 
the A/D and being displayed by the system with a minimum resolution of 
2 points per period of the incoming signal. 
The ADC-540-8 was chosen to be used mainly because of its high speed 
of conversion (4 microseconds), its high accuracy (i 1/2 LSB), its long-term 
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stability (0.05 per cent per year) and its very economic price ($95). , It 
should be mentioned at this point that a faster A/D converter, i.e., in 
the nanoseconds range, would significantly increase the range of fre- 
quency of the input signal to be converted, but it would also increase 
the price of the converter by about $150. 
The conversion process starts under the command of the START CON- 
VERT signal, that is a submultiple frequency of the main frequency called 
the clock frequency, supplied by the main frequency generator and is 
called the SAMPLING TIME.  This signal controls the time interval be- 
tween voltage samples to be taken from the incoming signal to be con- 
verted into digital pulses.  For the ADC-540-8, the start convert is a 
signal with TTL levels and a minimum duration of 200 nsec, that in this 
case is supplied by a nonstable multivibrator 74121 type (commonly 
referred to as a "one-shot" generator). 
The analog to digital converter supplies a status control signal 
that stays at the high level during the conversion procedure and then 
changes to a low level at the end of the conversion and is called the 
BUSY BIT or end of conversion, E.O.C., signal. 
\The conversion procedure may be halted by means of the external 
control command HOLD, that inhibits the conversion for as long as HOLD 
remains at the low level.  The main building blocks of the system are 
shown in Figure 21, together with the external and internal control 
signals. 
The memory section is a 4096 word/8 bit per word array, made of 
thirty-two 1024 word/1 bit per word static MOS RAM's, in an 8 x 4 arrange- 
ment.  Random access memories are utilized in this application as serial 
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access devices by means of successive addressing.  The use of RAM's in- 
stead of shift registers is justified by the fact that RAM's have a 
shorter access time that makes the overall memory cycle shorter and also 
because RAM's show higher bit density per chip that consequently reduces 
the number of chips and also the price of the system. 
An 8 by 4 array was chosen for the following reasons:  (a) the use 
of an 8 bit analog to digital converter requires the use of a memory word 
of 8 bits long; (b) the system was designed to have a four channel capa- 
bility, that is, the memory array should be divisible in four identical 
sections.  Each section should be able to store the incoming signal with 
acceptable resolution.  For a 1024 word/8 bit per word channel, a reso- 
13 -12 lution of 1/2  is obtained.  This translates into 10   volts of reso- 
lution for a 10 volt p.p. signal; and (c) 2102 type devices are easy to 
use, they have fast access time, faster than the access time for shift 
registers, and they are TTL compatible in all respects:  inputs, outputs, 
and power supply.  No clocks or refreshing are required to operate and 
their price is very low, lower than sift registers, that makes the system 
expansion very inexpensive. 
The memory array features a common input line, common to all inputs 
of the RAM's and a common output line common to all outputs of the RAM's. 
The selection of a particular memory section is accomplished either by 
user control or by automatic operation with the help of a decoding cir- 
cuit that is driven by two control signals, Cl and C2.  The outputs of 
the decoding circuit drive the chip enable lines for the individual sec- 
tions.  Signals Cl and C2 can be externally supplied by control switches 
in the front panel or by an internal control. 
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The sequential addressing is supplied by two frequency counters 
synchronized with the sampling time.  During the write operation, Counter 
I supplies successive addressing to the memory at the sampling rate.  For 
the READ ONLY OPERATION, Counter II is used to supply sequential addressing 
at a fixed rate determined by the persistence of the CRT screen of the 
oscilloscope used (typically 1 millisecond).  In this way, a constant dis- 
play is achieved regardless of the frequency of the input signal or the 
sampling time. 
During the WRITE mode, as well as during READ ONLY mode, the output 
of the memory matrix is converted back into an analog signal by means of 
a digital to analog converter.  For this application, the DAC-29 is used. 
In the unipolar mode, the DAC-29 supplies an analog voltage output with a 
0 to 10 volts range, that represents the digitized waveform stored in the 
RAM cells.  This digital to analog converter was chosen mainly because of 
its very economic price ($20).  This D/A features the choice of three 
different input codes:  Straight Binary, BCD (unipolar output) and TWO's 
Complement (bipolar output).  The DAC-29 is TTL compatible and has a 
modest 20 microsecond output settling time to 10.2 per cent of full scale. 
In this application, the settling time is not very important because the 
user's primary concern is the DAC output after it has settled to its final 
value. 
In this section, an overall explanation of the functional diagram 
of the system was given.  The following sections deal with the circuit 
design of every stage pointing out their main features. 
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INPUT STAGE 
In this section, the description of the input stage is presented. 
The input stage is formed by the clock generator, frequency divider, 
monostable multivibrator and the analog to digital converter. 
The main clock frequency is supplied by the clock generator.  The 
clock generator is a crystal oscillator stage operating at a frequency of 
2999.285 RHz.  The crystal oscillator shown in Figure 22 is made of three 
TTL inverters (7400).  Two of them are used for the oscillator function, 
and the third is used as an output buffer. 
The output of the clock generator is divided to obtain a range of 
different sampling times as explained in Table IV.  Shown to the right of 
the Table are the division factors and the frequency counters used to 
accomplish the division.  Each of these monolithic counters contains four 
master slave flip-flops and additional gating to provide a divide by two 
counter and a three-stage binary counter for which the count cycle length 
is divided by five for the 7490 and divided by eight for the 7493. 
The selected frequency is then presented at the input of the mono- 
stable multivibrator 74121.  This multivibrator is used to produce a 
single output pulse initiated by the positive transition of the input 
pulse.  Pulse triggering occurs at a particular voltage level and is 
not related to the transition time of the input pulse.  The output pulse 
from the 74121 is used as the START CONVERT command for the analog to 
digital converter and is only controlled by the HOLD signal level, as shown 
in Figure 23, where the use of the ADC and single shot is depicted.  The 
duration of the pulse may be varied from 40 nanoseconds to 28 seconds by 
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FIGURE   22 
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The main clock is made of a crystal oscillator 
and the frequency division uses binary 
counters (7493) plus decade 
counters (7490) 
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TABLE IV 
SAMPLING TIMES AND DIVISION FACTORS 
FREQUENCY 
2998.285  KHZ 
1499.1425 KHZ 
799.5712 KHZ 
399.785  KHZ 
199.892  KHZ 
99.946  KHZ 
19.89   KHZ 
PERIOD 
333.5239 nsec 
667.0479 ns 
1.334 microseconds 
2.668 microseconds 
5.337 microseconds 
10.672 microseconds 
53.360 microseconds 
DIVISION FREQUENCY 
BY COUNTER 
1 
2 2) 
4 4) 
749: 
8 6) 
16 8) 
32 2) 
7AQ( 
160 5) 
1.98  KHZ 533.600 microseconds 1600 10 7490 
0.96   KHZ 
192      HZ 
1.067 microseconds 
5.33  microseconds 
32K 
16K 
2) 
5) 
7490 
19.2    HZ 53.33  microseconds 160K 10 7490 
1.92 HZ 
0.96 HZ 
0.192   HZ 
533.33  microseconds 
1.06  sec 
5.33 sec 
1600K 10 
3200K 2) 
16000K 5) 
7490 
7490 
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choosing the appropriate timing components.  For the ADC-540, a minimum 
period of 200 nsec is required for the start convert signal (CT = 100 pfd, 
RT = 3KSz).  The specifications and timing diagram for the operation of 
the ADC-540-8 are shown in Figures 24A and 24B. 
In Figure 25, the timing diagram for the operation of the A/D 
converter is shown.  The leading edge of the sampling time pulse produces 
a 400 nsec pulse used to start the conversion procedure.  Eighty nanosec- 
onds after the occurrence of the leading edge of the start convert pulse, 
the end of conversion signal changes to the high level and remains,high 
until the end of conversion (4 microseconds typical).  At the end of 
conversion, the E.O.C. signal changes to the low level signaling that, 
at this time, the data at the output bit terminals of the ADC is valid. 
In order to increase the number of conversions per second that can 
be made at the fastest sampling time (10.67 microseconds) and in order to 
meet the requirements for the set-up time and hold times for the input 
signals for the RAM's in the memory array, data coming out from the 
analog to digital converter is temporarily stored in a bank of latches, 
while another conversion is started.  After the next conversion is started 
by the START CONVERT signal, data at the output of the ADC remains unchanged 
for approximately 25 nsec, then all data outputs change to zero and then 
to the next corresponding value. 
Also shown in Figure 25 is the relation between the clock signal 
for the latches and the output data of the ADC with respect to the Read/ 
Write pulse.  During the conversion time, the clock for the latches re- 
mains in the high level allowing data present at the input of the latches 
to be transferred to the output and, therefore, the output will follow 
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FIGURE   24A 
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73 
u 
0) 
m 
3 
D 
H fa 
LU 
^   u 
z r> 
H <*> 
Q- in 
< 
to 
z 
O 
c/) 
UJ 
> 
z 
O 
u 
< 
10 
c 
8 
U 
<D 
i/> 
in 
CM 
Q 
Zi 
< 
> 
_1. 
O 
oo 
LU 
> 
O ^ 
u ^ 
Q 
Z 
u 
^ 
H 
Z> 
o 
< 
I- 
< 
u 
OJ 
c 
O 
oo 
u 
u 
c 
m 
CM 
00 
LU 
u 
I- 
< 
O 
Li_ 
u 
o 
_J 
u 
CM 
01 
M 
CP 
<tf 
-H 
Q 
Cr> 
C 
-H 
e 
•H 
E-i 
(U 
+J 
M 
<D 
> C 
O 
U 
Q \ 
74 
m in 
w 
D 
U 
H 
fa 
Ul 
2 
Ou 
< 
Ul 
> 
2 
o| 
o 
< 
»- 
o 
o ca 
2| 
X 
o 
< 
< 
^=> 
O 
< 
a: 
c 
o ■H 
U) 
-H 
> 
-H 
13 
U 
0) ft 
in 
T3 c 
O 
O 
0) 
0) 
o u 
u 
-H 
s 
u 
en 
75 
the data at the input as long as the clock remains high.  At the end of 
conversion, the clock changes to the low level and the information that 
was present at the input of the latches at the time the transition oc- 
curred is retained at the Q output until the clock is permitted to change 
to the high level. 
In order to meet the required set-up time for the input signal at 
the RAM's input lead and the address-to-write set-up time required by 
the specifications, a 2 microsecond period of time is left between the 
time data is valid (at the end of conversion) and the time the data is 
written into memory (WRITE PULSE). 
The latch clock signal is produced by a monostable multivibrator 
that produces a single output pulse initiated by the negative transi- 
tion of the E.O.C. signal.  This clock pulse controls the two 7475 
4 bit latches as shown in Figure 26.  The outputs of the latches are the 
input bits of the memory array. 
THE ADC 540 
The ADC-540 are a series of state of the art, ultra high speed, 
general purpose A/D converters packaged in a remarkably compact 2 x 2 x 0.4 
inch module.  The standard ADC 540-8 converts 8 bits in under 5 micro- 
seconds, and the extra fast ADC-540WB-8 converts them in under 3 micro- 
seconds.  The units are complete with all logic, references, clocks; 
no extra components are required for operation.  The high speed and small 
size is achieved by a unique modification to the successive approximation 
technique combined with an extremely fast settling, proprietary D/A 
converter. 
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FIGURE 26 
MEMORY 
TO MEMORY 
Circuit diagram for the Latch System showing 
the latch clock that is made of a monostable 
that produces a pulse of 3.25 microseconds 
at the end of every conversion. 
77 
SPECIFICATIONS 
Both the strobe input and the busy bit are standard TTL levels. 
Rise time of the strobe input should be 1 microsecond min. (Table V), 
NOTES ON USE 
If the input signal exceeds the full scale, the output digital 
code becomes all "ones". 
INPUT RANGES 
a) Pin 11 is set for a 0 to +10 V input range. 
b) Pin 12 may be used for other ranges.  Add an appropriate 
series resistor for a nominal +0.5 V input to the comparison 
circuit. 
MEMORY SECTION 
As discussed before, the memory section is made of 32 static Random 
Access Memory devices, 2102 type, in an 8 x 4 matrix array.  Each device 
is organized as 1024 words per 1 bit having separate data-in and data-out 
pins.  Figure 27 shows the block diagram for the memory array and the 
input signals and control commands used. 
The memory array is divided in four identical sections, each having 
1024 words/8 bits per word, labeled sectors A to D.  Common input and 
output lines exist between sectors, but individual Read/Write and chip 
enable lines exist per sector, making possible the operation of the 
array as a 1024 word/8 bit, 2048 word/8 bit, 3072 word/8 bit or 4096 word/ 
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TABLE  V 
SPECIFICATIONS 
DIGITAL ADC-540-8 
Conversion Type Successive Approximation 
Resolution 8 Bits 
Output Code Binary Parallel 
Output Type 
"0" 
ii 1 ii 
TTL, DTL Compatible 
±0.5 v 
drives up to 4 TTL loads 
2.5 v 
Conversion Time 5 microseconds Max. 
Max. Sampling Rate 200 KHZ 
ANALOG 
Input Range 0 to ± 10 v. 
Input Impedence 5K 
Reference Internal 
ACCURACY AND STABILITY 
Accuracy 0.2%              | 
Quantization 1  1/2 LSB          ) 
Accuracy vs. Temperature 50 ppm/°C 
Linearity vs. Temperature 20 ppm/°C 
Long-term Stability 0.05% year 
Precision Network Matched Discreet Thin Film Resistors 
RELIABILITY 
Construction Encapsulated Module-Factory Repairab 
Active Components All Hermetically Sealed 
Factory Burn-in 72 Hour 
Warrantee Period 3 Years 
ENVIRONMENTAL 
Operating Temperature 0 to +70°C 
Power Supply +15v @ 40 MA - 15 @ 20 MA 
+ 5v @ 100 MA 
Power Supply Rej. 0.05% 
Dimensions 2" x 2 x 0.4" 
Price $95 
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MULTIPLEXER 74157 
1024   ADDRESS 
COUNTER 
1024    ADDRESS 
COUNTER 
8 bit unit.  Two address counters supply successive addressing to all the 
array by means of a common line. 
The chip enable control is supplied by a two level decoder that 
uses control signals Cl and C2 to decide which sector to enable.  When 
Cl = 0 and C2 = 0, sector A is enabled; when Cl = 1 and C2 = 0, sector 
B is enabled; when Cl = 0 and C2 = 1, sector C is enabled; and when Cl = 1 
and C2 = 1, sector D is enabled. 
The way information is entered to the memory array is controlled by 
the Cl and C2 signals.  If Cl and C2 are supplied by manual switches, 
information will enter only to the memory section enabled by the decoder 
and the mode of operation is defined as MANUAL ALTERNATE OPERATION.  In 
this way, any sector can be enabled for any length of time and in any 
order allowing the user to use the memory sectors at RANDOM. 
Control signals Cl and C2 can be supplied by the address counter's 
most significant bits (A10 and All) that will allow an AUTOMATIC ALTERNATE 
OPERATION.  Thus, one sector at a time will be enabled for a complete 
memory cycle, but in this case following a predetermined order, first 
sector A, then sector B, then C, then D and back to A.  A memory cycle 
for the four channel operation is defined as 1024 X sampling time in 
seconds. 
If instead of the most significant bits, the last significant bits 
from the address counter (AO and Al) are used at the Cl and C2 terminals, 
an AUTOMATIC CHOPPED OPERATION results, where one different sector is 
enabled every sampling time. 
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CONTROL SECTION 
MID-SIGNAL TRIGGER 
The Read/Write line is controlled by the mid-signal trigger circuit. 
Mid-signal triggering is the ability to display what preceded the sweep 
trigger signal, as well as what followed.  If an event has an unpredic- 
table time of occurrence (like a detonation, a building vibration, a 
heartbeat, a logic circuit malfunction) nearly as often as not, it is 
desirable to examine also the waveform preceding, not just the following 
event.  This permits causes to be studied as easily as effects.  By 
using the mid-signal sweep trigger mode, the digital oscilloscope shows 
the time regions both preceding and following the occurrence of the ex- 
ternal trigger. 
In this mode of operation, the signal is measured and recorded into 
the memory unit constantly at a measurement rate depending upon the sweep 
speed control settings, that is, the sampling time used. 
The memory is soon full, after which each new voltage value is in- 
serted in place of the oldest. The memory, therefore, contains a record 
of post-voltage variations.        . 
When a sweep trigger pulse, or a suitable signal trigger occurs, 
the memory recording function changes from memorizing to display, after 
a suitable delay, equal to one-half the length "of the memory used times 
the sweep time used. What is then displayed is, therefore, one-half of 
one sweep time of signal information preceding the trigger and one-half 
of one sweep time of following voltage information. 
Following the data transfer, this new waveform is steadily dis- 
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played.  The measurements and recordings into the memory unit resume until 
another trigger occurs and the next waveform is then displayed. 
The Read/Write control and mid-signal triggering functions are 
achieved by the circuit of the Figure 28.  During normal operation, a 
constant Read/Write pulse is generated every end of conversion allowing 
new data to be written constantly into the memory array.  The timing 
diagram on Figure 29 describes the operation of the Read/Write pulse. 
Two microseconds after every end of conversion signal changes to the low 
level, a write pulse is generated by the monostable Mil from Figure 28. 
At the same time, the address Counter 1 generates the proper address 
pulse for the data to be located, as indicated in Figure 29.  The first 
data will be stored in location 00, the next in 01 and so on until the 
memory is filled.  After the memory is full, the address counter will go 
back to zero replacing old data with new incoming information. 
Data can be stopped from coming in by the HOLD control that inhi- 
bits the conversion procedure or by the Write control that disables the 
Mil monostable.  When either of these controls is used, the Read/Write 
pulse becomes a READ only pulse, causing the display to be only the con- 
tent of the memory cells. 
The mid-signal triggering function is achieved by the use of a 
trigger pulse either supplied by the circuit to be tested or by an auto- 
matic control.  When the trigger occurs, a pulse is formed by the MI multi- 
vibrator which enables FF1 to set the counter to start.  The length of the 
counter chain, used as the adjustable delay, is selected in accordance with 
the length of the memory used to display the signal.  Figure 30 shows the 
timing diagram for the mid-signal operation. 
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When the count is over, the monostable Mil, enabled by FF2, gener- 
ates a constant READ ONLY pulse that allows the memory unit to show a 
constant display made of the stored waveform preceding and following the 
trigger occurrence. 
The display of the memorized signal will not be affected by the 
occurrence of a second trigger pulse.  In order to accept new data in the 
same section of memory, the stored waveform has to be cleared by means of 
the CLEAR control that clears the flip-flops from the mid-signal circuit 
of Figure 28 and restores the READ/WRITE pulse that allows new data to be 
written into memory again. 
ADDRESSING 
Two address counters supply sequential addressing to the memory 
unit.  During the Read/Write cycle, that is, during the time the user 
is looking only at the signal as it comes into the system, Counter I 
supplies the successive addressing to the system at a rate given by the 
sampling time, as shown in the timing diagram of Figure 29 and Figure 31. 
When the cycle is changed to memorize the incoming signal and the 
memory is set to read only its content, Counter II will supply the ad- 
dressing at a constant rate just sufficient to maintain a non-flickering 
display on the screen in accordance with the persistence of the Cathode 
Ray tube used (typical l ms). 
Figure 32 shows the diagram and the timing of the scheme used to 
multiplex Counter I and Counter II. 
During the Read/Write cycle, the End of Conversion (E.O.C.) signal 
is used to retrigger the output of a 74123 retriggerable monostable with 
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a time constant of 1 millisecond. 
The Q of the 74123, a low level signal for this case, is connected 
to the SELECT TERMINAL of the Data Multiplexer's 74157.  When a low level 
signal is presented to the SELECT INPUT of the multiplexer, the A out- 
puts corresponding to Counter I are enabled.  In other words, Counter I 
supplies addresses for all sampling times of less than or equal to 1 
millisecond. 
If the time between conversions is longer than 1 millisecond, the 
output of the retriggerable monostable changes to a high level.  A high 
level signal on the SELECT INPUT of the 74157 enables the B outputs cor- 
responding to Counter II.  Therefore, for periods of more than 1 milli- 
second between conversions and during the READ ONLY cycle when no con- 
versions are taking place, Counter II supplies the successive addressing.. 
It is important to note that the only difference between Counter I and 
Counter II is their input signals. 
The 74157 Data Multiplexers are quadruple 2 line to 1 line mono- 
lithic multiplexers.  These data selectors/multiplexers contain inverters 
and drivers to supply full or chip data selection to the four output 
gates.  A separate strobe input is provided.  A four bit word is selected 
from one of the sources and is routed to four outputs.  The 74157 presents 
true data at all its outputs. 
At all times, the output of the memory system is connected to the 
digital to analog converter.  This allows the system to display a con- 
tinuous representation of the input signal during the write mode as well 
as during the READ ONLY mode.  The specifications and block diagram for 
the DAC-29 are shown in Figures 33 and 34. 
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FIGURE   33 
DIGITAL 
INPUTS 
1 
INPUT 
BUEFER 
LOGIC 
ELEC 
TRONIC 
SWITCHES 
PRECISON 
LADDER 
NETWORK 
\out   , 2 
3 / 
4 /        gnd 
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6 
7 
Voltage 
Ref. 
$ 
9 
. 9 
.10 
•12 1 . 
-13 2 • 
•14 3 • 
•15 4 . 
•16 5 . 
6. 
7 . 
8- 
Block Diagram 
Model DAC-29-8B 
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DAC-29 DATEL 
SPECIFICATIONS 
DIGITAL INPUTS 
Resolutions    8 binary bits or 2 digits BCD 
Coding    Straight binary (unipolar output) 
BCD (unipolar output) 
Data Inputs    DTL or TTL compatible 
"0"  0-0.8v  Off 
"1"  2.0-5.5v On 
Loading: one standard TTL load 
ILMAX = 1.6 ma @ vin = 0.4v 
Update Rate    5MHZ Typical 
ANALOG OUT 
Accuracy    _ 0.2% of FS  + 1/2 LSB 
Output Voltage    0 to +10v FS 
+ 5v FS 
Output Current    _ 5 ma. 
Output Loading    2K    for 0 to lOv, in parallel with 
1000 pfd. 
Output Settling Time  20 microseconds to t  0.2% of FS (typical) 
Output Voltage Resolution.... 40 mv for 8 binary bits 
Linearity  _ 1/2 LSB 
Temperature Coefficient  * 50 ppm/°C of FS 
Input Power Requirement  t  15 VDC @ + @) MA. 
Figure 34 
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The DAC-29 is used in this application with a unipolar mode output 
of 0-10 volts for an input binary code.  As mentioned before, the settling 
time of the converter's output signal is not very important in this appli- 
cation because the user is primarily concerned with the output signal of 
the digital to analog converter after it has settled to its final value. 
The complete system described was implemented on printed circuit 
boards and its operation was tested.  Different waveforms were stored 
using one or more sectors of the memory array, and afterwards, they were 
recalled and displayed on the screen.  The mid-signal trigger operation 
was also observed using a manually generated trigger pulse as the input 
pulse. 
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V.  FINAL DESIGN CONSIDERATIONS 
There are some considerations to make when a digital system is to 
be built.  One of them, and may be the most important, is the noise in 
the circuit and the control methods for its suppression.  One of them 
is the GROUND NOISE.  Pulses on the ground line can quite readily exceed 
the noise threshold.  Only if a good ground system is maintained can this 
problem be overcome.  If proper attention is paid to the ground system, 
problems seldom arise.  The more closely the chassis and ground can ap- 
proach being an integral unit, the better the noise suppression character- 
istics of the system.  Consequently, all parts of the chassis and ground 
bus system should be bound tightly together mechanically and electrically. 
Floating or poorly grounded sections not only break the integrity of the 
ground system, but may actually act as a noise distribution system. 
Cross-talk can become a problem on large boards; an adequate board 
ground mesh will go far in reducing cross-talk as well as ground noise. 
The V  line can provide part of the ground mesh on the board, pro- 
vided it is properly decoupled.  For a TTL system, a good rule of thumb 
is 0.01 microfaraday per synchronously driven gate and at least 0.1 micro- 
faraday per 20 gates regardless of synchronization.  This capacitance 
may be lumped, but it is more effective if distributed over the board. 
A good rule to follow is to permit no more than 5 in. of wire between any 
two package V  points.  RF capacitors for decoupling are mandatory; 
cc 
disc ceramics are a good choice.  It is sometimes a good practice to de- 
couple the board from the external V  line with a 2.2 microH inductor 
cc 
and a 10 to 50 microfaraday capacitor as stated earlier, but this is 
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optional, and the RF capacitors will still be required.  In addition, it 
is strongly recommended that gates driving long lines have the V  supply CO 
decoupled at the gate V  terminal and that the capacitor ground, device 
ground, and transmission-line ground be brought to a common point. 
For the memory array, the same consideration should be taken into 
account, together with a proper layout of the board.  The advantage in 
this case is that busing is greatly simplified over other MOS RAM's be- 
cause only one supply plus ground is required for the memory system. 
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